Company
Products
Technologies
Events
Support
Downloads
Partners
Knowledge Base Search
Update Center
Resource Center
Contact Support
My Support
Company
>
Support
>
Knowledge Base Search
>
Article
|
Login
ID:
000705
MANUAL
:
Active-HDL 7.2 sp2 - Software Manual
Category:
Documentation
Created:
6/29/2007
Last Updated:
10/28/2008 8:14:40 AM
Applies To:
see below
Table of Contents
Introduction
Active-HDL Overview
Running Active-HDL
Standards Supported
Software and Hardware Requirements
Active-HDL Tools and Components
User Interface Features
Document Windows
Toolbox Windows
Dockable Toolbars
Export/Import of Active-HDL Preferences
Active-HDL Tools
Language Assistant
Procedures
Show or hide the Language Assistant window
Attach a new template
Create/edit an interactive template
Create interactive template using the genericize template
Detach a template
Add a new template or branch
Rename a template or branch
Delete a template or branch
Edit an existing template
Insert a template into a source file
Insert a portion of a template into a source file
Enable or disable the read-only attribute
Enable or disable the Case Sensitive option
HDL Editor
HDL Editor Window
Editing Operations in HDL Editor
Basic Operations
Groups
Comment and Uncomment Block
Indent and Outdent Block
Changing Case
Selecting Columns
Clipboard Operations
Undo and Redo
Editing and Hiding/Showing State Diagram Objects
Navigating Documents in HDL Editor
Bookmarks
Named Bookmarks
Hyperlinks
Browse Buttons
Horizontal and Vertical Splitters
Advanced Editing Features
Smart Indent and Auto Indent
Automatic Indenting and Grouping HDL Code
Auto-Complete Option
Interactive templates Option
Actions
Actions Recorder
Actions Player
Procedures
File Operations
Open a document in HDL Editor
Create a new blank document in HDL Editor
Create a new document using the New Source File Wizard
Save a document in HDL Editor
Save a document in HDL Editor to a different file
Print a document in HDL Editor
Edit properties of the current document in HDL Editor
Compile the currently edited source file
Finding and Replacing Strings
Find a string
Find a string using the Find box on the toolbar
Replace a string
Find a specific line of text
Find a named bookmark
Find matching HDL construct in the source code
Navigating Documents
Insert a named bookmark
Remove a named bookmark
Find a named bookmark
Insert a hyperlink
Remove a hyperlink
Redefine an existing hyperlink
Using Breakpoints
Toggle a breakpoint in source code
Disable or enable a breakpoint in source code
View code breakpoints with the Breakpoints dialog box
Customize HDL Editor
Code2Graphics Converter
Introduction
Conversion Rules
Linking Symbols to Library Units
Code2Graphics Conversion Wizard
FSM Generation patterns in the Code2Graphics Conversion Wizard
Block Diagram Editor
Block Diagram Editor Window
Shortcuts and Modifier Keys in Block Diagram Editor
Symbols Toolbox
Objects View Window
Query Window
Viewing Connections
Finding Symbols, Fubs, and Nets
Block Diagram Items
Fubs
HDL Representation
Generics
Parameters
Symbols
Symbols with Multiple Implementations
Empty Symbols
Built-in Symbols
HDL and SystemC Representation
VHDL Representation
Generics
Verilog Representation
Parameters
Converting Existing Symbols to Symbols from Another Library
Wires
VHDL Representation
Verilog Representation
Buses
VHDL Representation
Verilog Representation
Compound Buses
Terminals
VHDL Representation
Verilog Representation
Global Connectors
HDL Representation
Power Symbols
VHDL Representation
Verilog Representation
Graphical Process/Always Blocks
Introduction
Using Special Text Blocks (Graphical Process/Always)
Placing Graphical Process/Always
Wiring Graphical Process/Always
HDL Statements
Comments
VHDL Conversion Functions
Creating Block Diagrams
File Operations
Create a new block diagram sheet
Create a new block diagram using the New Source File Wizard
Open an existing block diagram
Save a block diagram
Save a block diagram to a different file
Add the currently edited block diagram to the design
Set the target HDL language for the current diagram
Generate HDL code from the current block diagram
View HDL code of the current block diagram
Show a print preview of the current block diagram
Modify the page setup options
Print a block diagram
Close a block diagram
Editing Modes
Drawing and Editing Wires and Buses
Drawing New Wires
Drawing New Buses
Modifier and Shortcut Keys for Drawing Wires and Buses
Autorouting
Placing Terminals
Renaming Terminals
Structure of Wires and Buses
Segments
Branches
Nets
Port Nets
Net Numbers, Net Names and Default Net Names
Naming Wires and Buses
Renaming Wires and Buses
Shorted Nets
Inference Rules for Port Nets
Index Range
Connecting Buses to Pins and Terminals of Different Width
Extracting Slices from Buses
Bus Taps
Connect-by-Name Feature
Selecting Wires and Buses
Deleting Wires and Buses
Moving Selections
Editing Wires and Buses
Editing Properties of Wires and Buses
Editing Properties of Terminals
Placing Symbols
Overriding Default Values of Generics and Parameters
Symbols with Multiple Implementations
Generating Arrays of Symbols
Procedures
Place a symbol on a diagram
Show or hide the Symbol Toolbox window
Select libraries to be displayed in the Symbol Toolbox
Enable or disable the symbol preview in the Symbol Toolbox
Select an implementation for a symbol instance
Sort the library list in the Symbol Toolbox
Edit properties of a symbol instance
Specify actual values of symbol generics
Override default parameter values in a symbol instance
Replace a symbol
Generate an array of symbols
Placing Fubs
Overriding Default Values of Generics and Parameters
Fubs with Multiple Implementations
Generating Arrays of Fubs
Procedures
Place a fub on a diagram
Resize a fub
Add or remove a pin by connecting/disconnecting a wire or bus
Add or remove an unconnected pin
Add additional text and graphics to the fub symbol
Edit fub generics
Edit fub parameters
Select an implementation for a fub instance
Specify actual values of fub generics
Override default parameter values in a fub
Edit properties of a fub
Define the contents of a new fub
Convert a fub to a symbol
Generate an array of fubs
Placing Power Symbols
Procedures
Place a power symbol
Connect a power symbol to a wire
Connect a power symbol to a bus
Connect a power symbol by name
Rename a power symbol
Placing Global Connectors
Procedures
Place a global connector
Rename a global connector
Adding HDL Statements
Procedures
Add a block of HDL statements to the diagram
Edit a block of HDL statements
Editing Symbols and Fubs
In-Place Editing of Symbols and Fubs
Add New Pin Toolbox
Port direction
Using Symbol Editor to Edit Symbols
Procedures
Enter the Edit Symbol mode
Leave the Edit Symbol mode
Add a pin to the edited symbol or fub
Rename a pin of the edited symbol or fub
Remove a pin from the edited symbol fub
Edit properties of a pin of the edited symbol or fub
Add, edit, or remove a generic of the edited symbol or fub
Add, edit, or remove a parameter of the edited symbol or fub
Add or edit graphics to the edited symbol or fub
Add or edit additional text to the edited symbol or fub
Resize the edited symbol or fub
Settling Differences Between Symbols and their Contents
Reconciling Symbols
Procedures
Reconcile a symbol on the edited diagram
Reconcile the symbol of the edited diagram
Make a VHDL source file reconcilable
Drawing and Editing Graphical Objects
Procedures
Draw a line or polyline
Connect lines or polylines
Add a vertex to a line or polyline
Split a polyline
Draw a rectangle
Draw an ellipse
Draw an arc
Draw a Bezier curve
Add a floating text item
Add a picture
Move a graphical object
Resize or reshape a graphical object
Mirror a graphical object
Rotate a graphical object
Align graphical objects
Edit properties of a graphical objects
Handling Text Fields of Diagram Objects
What Are Text Fields?
Text Variables
Text Functions
Predefined Text Variables and Functions
Procedures
Attach a text item to a diagram object
Attach a text item with a predefined text field to a diagram object
Detach a text item from a diagram object
Remove a text item from a diagram object
Define or edit a text variable
Place a floating text item with a text variable or function
Edit a text item containing text variables or functions
View the name or the text variable or function in a text item
Common Editing Operations
Procedures
Rotate a diagram item
Mirror a diagram item
Duplicate a diagram item
Copy, cut, paste and delete a diagram item
Copy a diagram item
Cut a diagram item
Paste a diagram item
Delete a diagram item
Set zoom
Increase zoom factor twice
Decrease zoom factor twice
Zoom to the entire diagram sheet
Zoom to the entire diagram contents
Zoom to the current selection
Zoom to a specific region of the diagram
Setting up the Diagram Table
Defining Custom Tables
Creating Custom Tables
Procedures
Edit the contents of the diagram table
Select a table for the diagram
Modify the layout of the table
Define a new custom table
Customizing HDL Code Generation Settings
Procedures
Change the target language of the current block diagram
Customize HDL code generation settings
Exporting Diagrams to Windows Applications
Multi-page Block Diagrams
Procedures
Add a new page or to the current diagram
Rename a page of the current diagram
Remove a page from the current diagram
Switch between pages of the current diagram
Open a page of the current diagram in a separate window
Working with EDIF Schematic
EDIF Schematic Import/Export
EDIF Schematic Export
EDIF Schematic Import
Creating Hierarchical Block Diagrams
Bottom-up vs. Top-down Designing
Diagram Macros and Diagram Primitives
Creating New Symbols
Editing the Contents of Existing Symbols and Fubs
Hierarchical Block Diagram Example
Procedures
Create a new symbol using the New Symbol Wizard
Push into a symbol or fub
Push into an empty symbol or fub
Pop out of a symbol or fub
Convert a fub to an empty symbol
Design Rule Check (DRC)
Procedures
Check a block diagram
Customize the DRC Settings
Disable or enable the automatic DRC launch before HDL code generation
Compiling and Simulating Block Diagrams
Crossprobing
Using Black Boxes
Procedures
Check a block diagram
Generate HDL code from a block diagram
Compile a block diagram
Enable or disable the display of simulation probes
Customizing Block Diagram Editor
Procedures
Customize the default colors of diagram items
Customize the default fonts of diagram text items
Enable or disable the crosshair cursor
Enable or disable the display of the grid
Enable or disable snap to grid
Enable or disable the autorouting
Show or hide rulers
Change the measure unit used by the rulers and Block Diagram Editor dialog boxes
Symbol Editor
How Symbols Are Built
Stencils
Procedures
File Operations
Create a new symbol
Create a new symbol using the New Symbol Wizard
Open an existing symbol from a file
Open an existing symbol from a library
Save the edited symbol to a file
Save the edited symbol to a library
Print the symbol image
Working with Symbol Graphics
Draw a line or polyline
Connect lines or polylines
Add a vertex to a line or polyline
Split a polyline
Draw a rectangle
Draw an ellipse
Draw an arc
Draw a Bezier curve
Add a floating text item
Move a graphical object
Resize or reshape a graphical object
Mirror a graphical object
Rotate a graphical object
Align graphical objects
Group or ungroup several graphical objects
Rearrange overlapping graphical objects
Edit properties of a graphical object
Hide a graphical object
Enable or disable the display of hidden elements
Enable or disable access to background graphics
Set or reset the background flag for a graphical object
Working with Stencils
Show or hide the Stencils toolbox
Add a stencil to the edited symbol or fub
Add a new empty tab to the Stencil toolbox
Open a stencils file
Rename a tab in the Stencil toolbox
Remove a tab from the Stencils toolbox
Add a user-defined stencil to the toolbox
Rename a user-defined stencil
Remove a user-defined stencil from the toolbox
Working with Pins
Add a pin to the edited symbol or fub
Rename a pin of the edited symbol or fub
Edit properties of a pin of the edited symbol or fub
Remove a pin from the edited symbol or fub
Clipboard and Zoom Operations
Copy, cut, paste and delete a symbol element
Copy a symbol element
Cut a symbol element
Paste a symbol element
Delete a symbol element
Set zoom
Increase zoom factor twice
Decrease zoom factor twice
Zoom to the entire symbol sheet
Zoom to the entire sheet contents
Zoom to the current selection
Zoom to a specific region of the sheet
Setting up Symbol Properties
Add, edit, or remove a generic of the edited symbol or fub (Symbol Editor)
Add, edit, or remove a parameter of the edited symbol or fub (Symbol Editor)
Set the target output format for a symbol
State Diagram Editor
State Diagram Editor Window
State Machine Concept
Example of State Machine
State Diagram Elements
Viewing and Sorting Machine Objects
Editing and Hiding/Showing Diagram Objects
VHDL-Coding of State Machines
Synthesis Attributes and Directives
Ports
HDL-Coding of Ports
Input Ports
Clock Ports
Clock Enable Ports
Combinatorial Output Ports
Registered Output Ports
Clocked Output Ports
Signals and Variables
HDL-Coding of Signals
Combinatorial Signals
Registered Signals
Clocked Signals
Machines
HDL Code Generation Styles
CASE/One Process style
IF/One Process style
CASE/Two Processes style
CASE/Three Processes style
States
VHDL-Coding of States
Default State
Trap State
Hierarchical States
Junction
Delay
Actions
VHDL-Coding of State Actions
VHDL-Coding of Transition Actions
VHDL-Coding State and Transition Actions with Variable Assignments
Diagram Actions
Transitions, Conditions, and Priorities
VHDL-Coding of Transitions
Transition Priorities
VHDL-Coding of Transition Priorities
Editing and Hiding/Showing Transitions
Reset and Initial State Indicator
VHDL-Coding of Synchronous Reset
VHDL-Coding of Asynchronous Reset
VHDL-Coding of Initial State Indicator
Diagram and Machine Declarations
Constant, Generic, Parameter
Hierarchy Entry / Exit
Junction
Link
Comments
State Machines in Verilog
ASF Report
Export State Diagrams to older FSM versions
Generate Testbench
Testbench Generation with Strategy 1
Testbench Generation with Strategy 2
Testbench Generation with Strategy 3
Procedures
Basic Operations
Open a state diagram in State Diagram Editor
Create a new blank diagram sheet in State Diagram Editor
Create a new state diagram using the New Source File Wizard
Save a state diagram in State Diagram Editor
Save a state diagram in State Diagram Editor to a different file
Print a state diagram in State Diagram Editor
Modify the page setup options
Set the target HDL language for the current state diagram
Generate HDL code from the current state diagram
View HDL code of the current state diagram
Editing Operations
Add an input port to the diagram
Add an output port to the diagram
Add a bidirectional port to the diagram
Add a state to the diagram
Draw a transition between states
Assign a condition to a transition
Assign a state action to a state
Assign an entry action to a state
Assign an exit action to a state
Assign a transition action to a transition
Define diagram actions
Add a signal or variable to the diagram
Add a reset to the diagram
Draw a circle on the diagram
Draw a rectangle on the diagram
Draw a curve on the diagram
Add floating text to the diagram
Add a new machine to the diagram
Edit a diagram item
Remove a diagram item
Change the zooming factor for the diagram sheet
Zooming a specific region of the diagram sheet
Clipboard Operations
IP Core Generator
Overview
Test Bench Wizard
Files Generated by the Test Bench Wizard
Invoking the Test Bench Wizard
Wizard Dialogs
VHDL Testbench
Verilog Testbench
EDIF Testbench
Specifying the Test Vectors File
Entering Additional Specification
Launching Testbench Generation
Procedures
Start the Test Bench Wizard
Workspace/Design Explorer
Procedures
Open the Design Explorer window
Open a design
Attach a design
Attach and open a design
Create a new design
Create a new workspace
Detach a design
Copy a design
Remove a design from disk
View the properties of a design in Design Explorer
Create a new folder in Design Explorer
Rename a folder in Design Explorer
Remove a folder from Design Explorer
Move a shortcut icon to another folder
Copy a shortcut icon to another folder
Design Browser
Files Tab
Design Files Tree
File List Print Preview
Specifying Destination Library
Integration with Source Revision Control Systems
Integration with Built-in Interfaces and Tools
Multiple Architectures
Design Libraries
Top-level Units
Resource File Types
Workspace
Compilation Order
Procedures
Show or hide the Design Browser window
Create a new source file and add it to the design
Create a new folder
Create a new library
Add existing library as design to workspace
Set a design library active
Add an existing file to the design
Add the currently edited file to the design
Open a design file
Add design to workspace
Set a design as active
Open a foreign design file as text
View properties of a design file
Remove a design file or folder
Rename a design file or folder
Copy a design file to or from Active-HDL
Copy a design file to a folder
Move a design file into a folder
Compile a source file
Compile all source files in the design
Compile all source files in the design with reordering
Compile all source files in a folder
Set compilation order
Set the partial VHDL'87 compatibility for a source file
Exclude source files and/or folders from compilation
Include source files and/or folders in compilation
Reorder design files manually
Select the working library for a source file
Execute a macro or script
Generate HDL code from a state or block diagram file
Create the component declaration for a design entity contained in a source file
Select single top-level unit for simulation
Select multiple top-level units for simulation
Empty the contents of the default working library
Structure Tab
Design Hierarchy Viewer
Design Hierarchy Print Preview
Configurations
Select Architecture/Configuration
View Architecture/Configuration
Create New Configuration
Delete Configuration
Blocks and Concurrent Statements
Displaying Objects of Access Types
Procedures
Show or hide the Design Browser window
Enable or disable the display of a specific column on the object list
Select a design region
Insert an object into the Waveform, List or Watch window
View the source file containing a specific hierarchy tree item
View properties of a hierarchy tree item
View the source code declaration of an object
Select objects to display on the object list
Change the display radix for the object list
Find a signal, entity, component instance, or module in the design
Enable or disable the object filter
Resources Tab
Procedures
Show or hide the Design Browser window
Add a new folder to the Resources tab
Remove a folder from the Resources tab
Edit folder properties
View properties of a file on the Resources tab
Console Window
Procedures
Show or hide the Console window
Execute a macro command, macro, or script from the Console window
Find a reported error or warning in the source file
Search design files for a specific string
Replace a string in design files
Clear the Console window
Clear the Console log file
Copy the contents of the Console window into the Clipboard
Repeat the last entry in the Console window
Customize the Console window
Design Flow Manager
Overview
Flowchart Status Information
Configuring Multivendor Flowchart
Flow Configuration Settings
Multivendor Flowchart
Functional Simulation
Functional Simulation Options Dialog Box
Synthesis
Synthesis Options for a Source File
Synthesis Options for a Resource File
Design Synthesis Options
Vendor-specific Synthesis Options
Altera Quartus II
Celoxica DK
Cypress Warp
Magma PALACE
Mentor Graphics LeonardoSpectrum
Mentor Graphics Precision RTL
Synopsys FPGA Express / FPGA Compiler II
Synplicity Synplify / Synplify Pro/Pro with Amplify/Proto / Synplify Premier/Premier with Design Planner
Xilinx ISE
Xilinx PlanAhead
Xilinx Synthesis Technology (XST)
Launching Synthesis
Implementation
Vendor-specific Implementation Options
Actel Designer
Altera Max+Plus II
Altera Quartus II
Atmel Figaro IDS
Cypress Warp
Lattice ispLEVER
QuickLogic QuickWorks
Triscend FastChip
Xilinx Foundation and Alliance
Xilinx ISE/WebPack
Launching Implementation
Running implementation with custom-defined settings
Post-Synthesis and Timing Simulation
Post-Synthesis/Timing Simulation Options Dialog Box
Generating Design Flow Scripts
Launching Additional Flow Tools
Actel
SmartGen/ACTGen Interface Dialog Box
SmartGen/ACTGen Options Dialog Box
ChainBuilder Options Dialog Box
Flash Pro Diagnostic
FlashPro Options Dialog Box
Libero IDE Options Dialog Box
Logic Navigator OCI Generator Options Dialog Box
Logic Navigator Options Dialog Box
Logic Navigator Simulator Options Dialog Box
Silicon Expert
Silicon Explorer Options Dialog Box
Silicon Sculptor Options Dialog Box
Altera
Design Space Explorer Options Dialog Box
Logic Analyzer Interface
Megafunctions Wizard Interface Window
Programmer Options Dialog Box
TimeQuest Timing Analyzer Options Dialog Box
SignalTap II Logic Analyzer
Lattice
Add Module/IP Instance Dialog Box
Floorplanner/Design Planner Mode Window
EPIC Device Editor Options Dialog Box
HDL Explorer Options Dialog Box
ispVM Options Dialog Box
Lattice IPexpress Interface Dialog Box
Lattice ispTRACY IP Manager Interface Dialog Box
Lattice Module/IP Manager Interface Dialog Boxes
Memory Generation Tool
Memory Initialization Tool
Performance Analyst Options Dialog Box
Preference Editor Mode Window
Reveal Logic Analyzer
Xilinx
AHDL2HDL/ABEL2HDL Converter
ChipScope Pro Analyzer Options Dialog Box
ChipScope Pro Core Generator Options Dialog Box
Chip Viewer
Constraints Editor Options Dialog Box
Floorplanner Options Dialog Box
FPGA Editor
iMPACT Options Dialog Box
Lock Pin/Node Assignments
Memory Interface Generator Options Dialog Box
Message Filters Options Dialog Box
PACE Options Dialog Box
Project Navigator
Static Timing Analyzer Options Dialog Box
Xilinx CORE Generator and Architecture Wizard Interface Dialog Box
Xplorer Options Dialog Box
XPower Options Dialog Box
Library Manager
Library Manager Window
Library Contents
Updating System Libraries
Refreshing Library Contents
Library Protection
Procedures
Show or hide the Library Manager window
Enable or disable the display of a specific column in the Library Manager window
Create a new library
Attach a library
Add existing library as design to workspace
Rename a library
Empty the contents of a library
Compact a library
Detach a library
Delete a library
Edit a library mapping
Set or reset the read-only attribute for a library
View the library contents
View the source code of the selected design unit or declaration
View the contents of a package
View the symbol of a primary library unit
Delete a design unit from a library
Create the component declaration for an entity contained in a library
Get help on a declaration from a standard package
Find a design unit in a library
Importing block diagram symbols
Exporting block diagram symbols
Code Coverage
Introduction
Using Code Coverage
Collecting the Code Coverage Data Using GUI Options
Collecting the Code Coverage Data Using Scripts
Merging Results from Code Coverage Sessions
Viewing the Code Coverage Data
Previewing/Printing Code Coverage Data
Code Coverage Viewer
Menu Commands
Toolbar Buttons
Hierarchy Window
Instances
Units
Unused Subprograms
Source Code Window
Details Window
Expression Coverage
Overview
Supported Operators
Expression Coverage Working Modes
Collecting Expression Coverage Data
Expression Coverage Report
Merging Expression Coverage Results
Toggle Coverage
Overview
Toggle Coverage Modes
Init Mode
Assign Mode
Full Mode
Activity Mode
Delta Cycles
Rising and Falling Edges
Setting Up Toggle Coverage Options
Collecting Toggle Coverage Data
Toggle Coverage Viewer
Signals Tab
Summary Tab
Menu Commands
Toolbar Buttons
Design Profiler
Introduction
Setting Profiler Options
Profiler Commands
Acceptance Ratio
Process Switching
Profiler Viewer
Main Menu
Main Toolbar
Hierarchy Tab
Processes Tab (Hierarchical)
Units Tab
Processes Tab (Flat)
Unused Subprograms Tab
Source Code Tab
Details Tab
Processes Window
Procedures
Show or hide the Processes window
Enable or disable the display of a specific column in the Processes window
Choose whether to view all processes or active processes
Choose a design region whose processes are viewed
Select the current process
Select a process to view in the Dataflow window
Watch Window
Procedures
Show or hide the Watch window
Enable or disable the display of a specific column in the Watch window
Add an object to the Watch window
Add a local object or formal parameter of a subprogram to the Watch window
Change the value of an object during simulation
Remove an object from the Watch window
Change the display radix for the Watch window
Change the hierarchy separator character
Call Stack Window
Procedures
Show or hide the Call Stack window
Enable or disable the display of a specific column in the Call Stack window
Change the display radix for the Call Stack window
Edit the value of an object in the Call Stack window
Select the subprogram to watch
View subprogram source code
C Code Debug
Introduction
Setting up C Code Debug
C Code Debug Window
How to Debug PLI/VHPI, and C/C++ Applications
Compiling C/C++ Sources
Handel-C Code Debug
Introduction
Setting up Handel-C Code Debug
Handel-C Code Debug Window
How to Debug Handel-C Applications
Dataflow Window
Procedures
Show or hide the Dataflow window
Select a process to view in the Dataflow window
Select a signal or net to view in the Dataflow window
Load a view of the currently executed process
Show the history for the Dataflow window
Navigate in the Dataflow window
Break loading of a large view into the Dataflow window
Customize the view in the Dataflow window
Advanced Dataflow Window
Overview
Advanced Dataflow Components
Advanced Dataflow Toolbar
Advanced Dataflow Window
Viewing Design Objects
Exploring Design Connectivity
Tracing Uninitialized or Unexpected Values
Advanced Dataflow Trace
Searching Objects
Follow Object
Overwiew
Using Follow Object
Using Follow Object in HDL Editor
Using Follow Object in Block Diagram Editor
Using Follow Object in State Diagram Editor
Using Follow Object in Design Browser
Using Follow Object in Watch
Using Follow Object in Processes
Using Follow Object in Waveform Editor
Memory View Window
Overview
Memory Viewer Window
Using Memory Viewer
Accelerated Waveform
Overview
Waveform Viewer Window
Viewer Panes
Toolbar
Stimulators
Browsing and Comparing Waveforms
Using Accelerated Waveform
Procedures
Open a new Waveform window
Open an existing waveform file
Save the simulation results to a waveform file
Remove an object from the Waveform window
Rearrange objects in the Waveform window
Insert and remove an empty row between signals in the Waveform window
Sort objects in the Waveform window in alphabetical order
Insert or remove an empty row in the Waveform window
Drag signals in the Waveform window
Edit properties of a waveform
Compare waveforms
Merge several objects into one aggregate object (virtual bus)
Bookmark Operations
Browse through waveforms
Go to previous/next event
Set zoom in the Waveform window
Standard Waveform Viewer/Editor
Overview
Waveform Viewer/Editor Window
Editing Waveforms
Stimulators
Expressions
Signal Browser
Browsing and Comparing Waveforms
Exporting Waveforms
EXP-Format Files
VCD-Format Files
VEC-Format Files
VER-Format Files
VHS-Format Files
TSSI-Format Files
Procedures
File Operations
Open a new Waveform window
Open an existing waveform file
Save the simulation results to a waveform file
Print the Waveform Editor window content
Export waveforms to a file in the VHS, VEC, EXP, VCD, or VER format
Connect or disconnect the Waveform Editor window from the simulator
Select the working mode of the Waveform Editor window
Basic Operations on Signals and Waveforms
Create an expression
Insert/replace operator in an expression
Delete an expression
Modify an expression
Select signals for an expression
Add an object to the Waveform Editor window
Remove an object from the Waveform window
Rearrange objects in the Waveform window
Rearrange signals within a virtual bus
Sort objects in the Waveform window in alphabetical order
Insert or remove an empty row in the Waveform window
Drag signals in the Waveform window
Edit properties of a waveform
Colorize waveforms
Compare waveforms
Compare selected signals in the same waveform
Compare selected signals in separate waveform files
Compare signals in the specified range
Compare signals with offset
Compare signals with tolerance
Compare signals in the specified hierarchy path
Compare signals with maximum differences limit
Clear waveforms
Merge several objects into one aggregate object (virtual bus)
Split an aggregate object (virtual bus) into component objects
Rename an aggregate object (virtual bus)
View the source code declaration of an object
Customize the signal list in the Waveform Editor window
Trace an event source in source code
Hide and show objects in the Waveform Editor window
Show all signals in the Waveform Editor window
Navigating and Measuring Timing
Add a timing cursor
Remove a timing cursor
Insert a comment into waveforms
Edit a comment in waveforms
Remove a comment from waveforms
Measure distance between events
Insert a measure tag into waveforms
Remove a measure tag from waveforms
Find a specific value or comment text in waveforms
Set zoom in the Waveform window
Go to previous/next event
Browse through comparison differences
Browse through waveforms
Browse through waveforms by using constraints
Bookmark Operations
Editing Waveforms
Dragging events
Selecting waveforms
Adding events
Drawing 0-1 waveforms
Editing literal waveforms
Resizing waveforms
Changing display properties of a signal
Filling waveforms
Undo the last editing operation
Redo the last undone editing operation
Clipboard Operations
Operations on Stimulators
Open the Stimulators dialog
Assign a stimulator to a signal in Waveform Editor
Edit stimulator parameters
Enable or disable a stimulator
Remove a stimulator
Create the definition of a predefined stimulator
Delete the definition of a predefined stimulator
Define values toggled by a hotkey stimulator
List Window
Procedures
Open a new List window
Open an existing list file
Save the simulation results to a text file
Print the List window content
Add a signal to the List window
Remove a signal from the List window
Change the display radix for a signal
Enable or disable displaying of delta events
Go to a specific time
Signal Alias Editor
Signal Alias Editor Window
Using Aliases
Procedures
Create an alias
Create a mapping
Edit alias/mapping
Remove an alias
Remove a mapping
Server Farm
Introduction
Advantages of Using Server Farm
Server Farm Requirements
Server Farm Architecture
Server Farm Installation
General information
Installing Farm Software
Aldec Server Farm Manager
Installing Farm Servers
Server Farm Uninstallation
Uninstalling Farm Software
Uninstalling Farm Server
Using Server Farm
Using Server Farm in Active-HDL
Getting Results of Finished Jobs
Getting Logs of Finished Jobs
Getting Results of Finished Jobs Scheduled in the Design Flow Manager
Using Server Farm Manager
Server Farm Troubleshooting
Cannot connect to the Farm Controller.
Cannot add a computer to the server farm.
Cannot run an application on the server.
Fatal error occurred during the server farm installation:
Source Revision Control
Overview
Source Control Manager
Getting Started
Adding Designs to Source Revision Control
Adding New Designs to Source Revision Control
Adding Existing Designs to Source Revision Control
Changing Source Revision Control Provider
Changing Repository
Using Source Revision Control
Opening the Source Revision Control system
Creating and locating a new project in the Source Revision Control system
Adding sources to Source Revision Control
Removing sources from Source Revision Control
Check In, Check Out, and Undo Check Out Files
Getting Files from Source Revision Control
Opening the design from Source Revision Control
Showing the Source History
Showing the Differences Between Versions of Sources
Showing the Source Properties
Refreshing the Source Status
Source Revision Control Preferences
Source Revision Control Setup
Active-HDL Macro Language
Active-HDL Macro Language Syntax
Command Syntax
Multi-line Commands
Comments
Preventing commands from being echoed
String interpretation
Referencing Signal Values
Redirecting macro command output to file
Executing system shell commands
Running macros
Running macros from command line
Running macros in the DO, Tcl, or Compatibility Mode
Active-HDL Macro Commands
abort command
acom command
action command
addsc command
add advdataflow command
add list command
add mem command
add watch command
add wave command
addfile command
addvar command
adel command
adir command
advdataflow command
alias command
aliaspar command
aliasswitch command
alib command
alist command
alog command
amap command
architecture command
asdb2awf command
asdb2ctf command
asdb2ctv command
asdb2lst command
asdb2macro command
asdb2tssi command
asdb2vcd command
asdbcompare command
asim command
averilog command
awf2asdb command
awfman command
backtrace command