Language Neutral Libraries with Microsemi®


Some of the IPs that Microsemi® provides have embedded Verilog/SystemVerilog IPs, which requires a Verilog license for simulation. For the users with a mixed language or Verilog license, this is not an issue. Unfortunately, users with a VHDL-only license could not simulate these IPs as it requires a Verilog simulation license.

Aldec has worked with Microsemi® to provide language neutral libraries that allow users with a VHDL-only license to simulate designs with an IP that contains Verilog/SystemVerilog without purchasing a separate Verilog license. These language neutral libraries are watermarked for VHDL-only customers and can be downloaded from the Aldec website. Please note that VHDL-only customers will need the Language-neutral libraries feature added to their license file in order to use these libraries successfully. Please contact to enable this feature.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.