This warning is generated by Active-HDL when some of the signals cannot be displayed in the waveform.
To get internal signal visibility, you have to set the read access to internal signals.
Go to Design | Settings | Simulation | Access to design objects
Specify the appropriate access for the required signals
Click Apply and then OK
Use the +access +r switch for the asim command. For example:
asim +access +r ...