The HES-7 board will be delivered with an FPGA_PROG test design, which will allow:
proper configuration of Virtex-7 and Kintex-7 chips JTAG chain
clock modules configuration (PLLs, clock buffers configuration, etc)