How do I disable a given warning during Verilog compilation?
Solution
To disable a given warning during Verilog compilation, please add the -err switch to the alog/vlog command. For example:
vlog -dbg -err VCP2822 W9 file.v
Printed version of site: support.aldec.com/en/support/resources/documentation/faq/1629