Functional Verification

Aldec’s functional verification platform is an integrated portfolio of tools that drive productivity and innovation by enabling industry-leading technologies for design entry, mixed-language HDL simulation, mixed-signal simulation, DSP co-simulation, integrated and unified visual debugging, assertions, coverage, and static design analysis.


All components of the platform support the latest industry standards (VHDL, Verilog, Verilog-AMS, SystemVerilog, SystemC) and methodologies (OVM/UVM, OSVVM, UVVM, VMM), enabling you to address verification challenges of your today’s and tomorrow’s FPGA, SoC or ASIC designs.


Combined with customer-centric business model and outstanding technical support, Aldec’s functional verification tools ensure your project cost efficiency, schedule predictability, and fast verification closure.

Printed version of site: