Functional Verification




プラットフォームの構成要素はすべて最新の工業規格 (VHDL, Verilog, Verilog-AMS, SystemVerilog, SystemC) と手法 (OVM/UVM, OSVVM, UVVM, VMM) をサポートします。皆様が直面する現在および将来のFPGA, Soc および ASICデザインの課題に対処できます。




Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.