Tutorials

Active-HDLが提供する ソースコードカバレッジ＆トグルカバレッジの収集方法と、マージ方法を紹介します。

Active-HDL にて波形ファイルからテストベンチを生成する方法をご紹介します。

Active-HDL でブロック図やステートマシンを作成する方法をご紹介します。

Active-HDL のデザインフローマネージャの使い方をご紹介します。

Active-HDL で作成したグラフィカルデータや波形ファイルを含むデザインデータを PDF/HTML ドキュメントに変換する方法をご紹介します。

Active-HDL のライブラリ管理機能について紹介します。

Active-HDL の高速表示波形ウィンドウで提供する機能を紹介します。

Learn how to use Advanced Dataflow in Riviera-PRO

This document will show the process of creating software applications for TySOM development boards by utilizing OpenCV to build an image processing application. OpenCV is an open source computer vision software library that provides the algorithms and functions used for image and video processing.

In this tutorial, you will learn how to use UART to interface the TySOM-1-7Z030 board with other systems. The UART interface enables us to view serial output from the board which can be useful for monitoring. This project has both a hardware and software part.

The Linux operating system is a very popular operating system for embedded applications. Many modern systems including IoT gateways use the Linux OS because of its versatility and support for multiple architectures. The Aldec TySOM platform, which based on the Xilinx Zynq SoC with ARM Cortex processor, can be utilized as an IoT Gateway system. This document describes the process for building an embedded Linux OS for the Aldec TySOM platform using the Analog Devices Linux kernel and Linaro sources for creating Linux File System.

Learn how to use Code Coverage in Riviera-PRO

This demo design uses TySOM-3-ZU7EV board to capture the LI_IMX274MIPI camera 4K video through the FMC HPC connector on the board and show it on a screen. LI-IMX274MIPI-FMC is a high-resolution digital camera board. It incorporates a Sony 1/2.5" CMOS digital image sensor with an active imaging pixel array of 3864H x2196V.

This tutorial provides instructions for using the basic features of the Active-HDL simulator. Active-HDL is an integrated environment designed for development and verification of VHDL, Verilog, System Verilog, EDIF, and System C based designs. In this tutorial we use a Sample VHDL design called PressController from the Active-HDL installation to perform design entry and simulation.

An HDL code breakpoint can be set in HDL source files that are VHDL, Verilog, and SystemVerilog. A breakpoint can also be set in OVA and PSL code, for example in lines that contain assert or cover statements.

Active-HDL users have access o a rich set of debugging tools that enables quick ways to detect and diagnose design issues.

XTrace tool creates a report with information on unknown values in the simulated model.

Code Coverage aids the verification process by providing information in details whether and how the design is verified or which parts of the design are still untested.

Active-HDL provides a built-in interface that allows the integration of MathWork’s intuitive language and a technical computing environment with Aldec's HDL-based simulation environment.