How to Automatically Partition an ASIC Design into Multiple FPGAs Using HES DVM

How to Automatically Partition an ASIC Design into Multiple FPGAs Using HES DVM

In this video, Farhad Fallah from Aldec company provides a deep dive into automatic multi FPGA partitioning features of HES DVM tool. You'll learn how to use HES DVM on AWS cloud to partition any ASIC design into multi FPGAs automatically which takes a lot of time for the verification engineers. Using the FPGA resources efficiently is a challenging problem in multi FPGA prototyping. The lack of enough I/O pins on FPGAs to fit today's complex SoC designs have made the prototyping process very time-consuming and costly for ASIC design companies. Making this process automated could save a lot of engineering costs for such projects.

Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.