2.11 Debugging: Signal Agent The Signal Agent is a Verilog task or VHDL procedure that allows for the monitoring and driving of signals from anywhere in the design hierarchy. This can be useful for mixed language designs during testbench development and design verification. This video will explain how the Signal Agent is used and demonstrate its use through a simple mixed language example design.
