Play Webinar

Title: Validation and Verification Process for DO-254

Description: Requirements are central to the development process described in DO-254. The Validation and Verification Process ensures that requirements are correct, complete, verifiable, unambiguous, logically consistent, the design data correctly implements the requirements and the final FPGA functions as intended as defined in the requirements. Learn in this webinar the objectives, purpose and methods of Validation and Verification. The webinar will describe the validation and verification process and techniques for selected example requirements.

Signing up for an account is easy. With an Aldec account you'll have easy, one-click access to event registration, support, product downloads, evaluation licenses, recorded webinars, white papers, application notes and other resources. Simply provide your corporate e-mail address below - all account requests are verified and confirmed within 48 hours.

If you already have an Aldec account, please Sign In below to download the file.