Play Webinar

Title: Making a Simple VHDL Testbench Step-by-Step Part 2: BFMs and Simplifications, Demo, and Debugging

Description:

Building on the fundamentals and the DUT from Part 1, this session introduces register access and Bus Functional Models (BFMs), including how to design reusable and simplified BFMs for easier reuse and better productivity. We will also see how time-related aspects in our DUT can be verified.

A live and interactive demo will showcase how structured logging, error handling, and progress reporting can significantly improve debugging efficiency. Attendees will also see how UVVM enables quick adoption of these techniques, especially with tools like Rivera-PRO that include precompiled support of UVVM.

Rivera-PRO comes with a pre-compiled version of the latest UVVM, thus it is extremely easy to get going with UVVM after this webinar. UVVM is currently being used by more than 27% of all FPGA designers worldwide. Extensions are being developed in tight cooperation with the European Space Agency (ESA) and are thus targeted for simple but efficient verification – for both FPGA and ASIC.

Signing up for an account is easy. With an Aldec account you'll have easy, one-click access to event registration, support, product downloads, evaluation licenses, recorded webinars, white papers, application notes and other resources. Simply provide your corporate e-mail address below - all account requests are verified and confirmed within 48 hours.

If you already have an Aldec account, please Sign In below to download the file.