Play Webinar

Title: Practical LLM Techniques for FPGA Functional Verification

Description:

Frontier large language models (LLMs) from companies such as Anthropic and OpenAI continue to improve at a remarkable pace, expanding the range and complexity of engineering tasks with which they can reliably assist. For FPGA verification engineers, LLMs can automate repetitive tasks, accelerate testbench development, and improve productivity throughout the design verification flow.

This webinar presents practical techniques and best practices for using general-purpose LLMs to support FPGA functional verification. Through real-world examples and live demonstrations, you'll learn how LLMs can assist with creating verification plans from design specifications, generating SystemVerilog and VHDL testbench components, writing assertions, creating functional coverage models, and generating test sequences.

The session will also cover techniques for validating LLM-generated content, common pitfalls to avoid, and the current strengths and limitations of LLMs. Rather than introducing a proprietary verification solution, the focus is on helping verification engineers use today's widely available LLM tools more effectively in their existing verification workflows.

Whether you're new to LLMs or already incorporating them into your daily workflow, you'll leave with practical techniques that can be immediately applied to improve productivity, accelerate verification, and enhance the quality of FPGA functional verification.

Signing up for an account is easy. With an Aldec account you'll have easy, one-click access to event registration, support, product downloads, evaluation licenses, recorded webinars, white papers, application notes and other resources. Simply provide your corporate e-mail address below - all account requests are verified and confirmed within 48 hours.

If you already have an Aldec account, please Sign In below to download the file.