Benefit from the power of the latest SystemVerilog subset constructs – with confidence

Date: Aug 8, 2017
Type: Release

Aldec expands the rule checking capabilities of its ALINT-PRO™ mixed-language verification solution

Henderson, NV – August 8th, 2017 – Aldec, Inc., an industry leader in Electronic Design Verification, has expanded the rule-checking capabilities of its popular ALINT-PRO™ tool in response to the design subset constructs that have been recently added to the SystemVerilog language.


The use of the latest subset of SystemVerilog design constructs is not without risk, namely there are now new risks for RTL coding errors/defects to be made and go unobserved. The 2017.07 release of ALINT-PRO™ is able to flag typical issues including 2-valued vs 4-valued data, user-defined types, new kinds of processes and conditional statements, new expression operators, and advanced constructs to model re-usable design hierarchies.


“The need for rapid and informative feedback regarding potentially harmful RTL defects and inconsistencies, and the prevention of them creeping into the design flow, grows in proportion with language complexity,” observes Sergei Zaychenko, Aldec Software Product Manager. “At Aldec we’re committed to ensuring that design engineers can leverage the power of hardware description languages while verifying their designs perform as intended.”


ALINT-PRO 2017.07 Highlights

  • Introducing ALDEC_SV rule plugin to cover SystemVerilog design subset
  • 18 extra rules on synthesis and coding style added to existing rule libraries (STARC, Aldec Basic, Aldec Premium)
  • Full coverage of block-level constraints for Microsemi FPGA libraries
  • Support of multi-mode clock/reset networks analysis with “set_case_analysis” constraint
  • New CDC-specific reporting functions (TXT, CSV formats)
  • Custom violation reports (TCL API and demo examples)
  • Launching linting session directly from Active-HDL™ and Riviera-PRO™



ALINT-PRO™ is a design verification solution for RTL code written in VHDL, Verilog and SystemVerilog, which is focused on verifying coding style and naming conventions, RTL and post-synthesis simulation mismatches, smooth and optimal synthesis, avoiding problems on further design stages, clocks and reset tree issues, CDC, DFT, and coding for portability and reuse. The solution performs static analysis based on RTL and SDC™ source files uncovering critical design issues early in the design cycle, which in turn reduces design signoff time dramatically.


The 2017.07 release of ALINT-PRO includes numerous new features, usability enhancements, and performance optimizations. For additional information, tutorials, free evaluation download and What’s New Presentation, visit here.


About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, Embedded, DO-254 Functional Verification and Military/Aerospace solutions.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.