Aldec Case Studies

Industry’s First use of TLM for the At-Speed Verification of a PCIe-Based Avionics Design Requiring DO-254 Compliance


We recently helped Thales evaluate the use of transaction level modeling for FPGA designs that use high-speed bus interfaces. We also helped our customer apply high-level test scenarios, verify 100% FPGA-level requirements by test and shorten their overall verification times. In this case study, you’ll hear from Thales on the verification challenges they were facing and how, with support from us, some great solutions we’re developed; all during a proof-of-concept project that has the potential to change the way all PCIe-based FPGA safety-critical designs are verified.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.