Solutions

FPGA Design Simulation and Debugging Documentation HTML/PDF Project Management Graphical/Text Design Entry FPGA Vendors Support	Functional Verification Metric Driven Verification Universal Verification Methodology (UVM) Open Source VHDL Verification Methodology (OSVVM) Universal VHDL Verification Methodology (UVVM) Cocotb Static Linting CDC and RDC Verification HW/SW Co-Simulation with QEMU	Hardware Emulation Solutions Co-emulation UVM Simulation Acceleration Scalability of Acceleration Verification IP SoC Partitioning Emulation Debugging
Prototyping Scalable HES™ Prototyping Platform HES Proto-AXI Interconnect Multi-FPGA Design Partitioning ARM Cortex Support RTAX/RTSX Prototyping	FPGA Embedded Solutions Deep Learning NVMe Data Storage Internet of Things (IoT) Automotive ADAS Networking 4K UltraHD Imaging Python and PYNQ COVID-19 Detection	DO-254 Compliance Traceability HDL Coding Standards Tool Assessment and Qualification Process FPGA Level In-Target Testing HDL Detailed Design and Verification DO-254 Templates and Checklists
Specialized Applications Regression Manager Encryption DSP Tailored RTL Design Flows	High Performance Computing Computer Vision Encryption & Security Genome Alignment High Frequency Trading Large Scale HPC Embedded HPC

Products

FPGA Simulation Active-HDL Active-HDL Designer Edition Active-HDL Student Edition	Functional Verification Riviera-PRO ALINT-PRO	Emulation & Prototyping HES-DVM HES Proto-AXI HES Boards TySOM Boards Daughter Cards RTAX/RTSX Adaptor Boards RTAX/RTSX Netlist Converter syntHESer
Cloud HES-DVM Proto Cloud Edition	Embedded TySOM™ EDK	Mil/Aero Verification DO-254/CTS Spec-TRACER
University Programs ALINT EDU EDU Requirements	VIP/IP Products

About Us	Contact Us Corporate Offices Distributors Sales	Careers
Case Studies	Testimonials Cast Cobham Gaisler CVC Daktronics Elbit InterMotion Technology Ocean Logic Renishaw Silora R&D Telesoft Thales NEC EDU Others	Newsroom
Blog	Driving Innovation in Image Sensors and High Speed Analog/Mixed-Signal Design In Memory of Jerry Kaczynski Why Randomize? Following the Roadmap to Successful Traceability SCE-MI for SoC Verification Verilog-AMS & Multi-Level Simulation The WHAT is mandatory but the HOW is entirely optional 90’s Kid Active-HDL Celebrates Sweet 16 The Magic of CyberWorkBench HW Designers: Brush up on your SV with Online Training ASIC/FPGA High Level Synthesis Solution from NEC Leverage Hardware Acceleration for Faster Simulation Working Smarter not Harder Legacy Schematic Designs Giving you a Headache? Riviera-PRO 2013.06 Enables Class Hierarchy Visualization Aldec and Xilinx, Partnered for Success more(...)	Partners UNITE Partner Program Benefits
Logos	Usecases Fabless Semiconductor Digital Imaging Solution Defense Research Electronics RD Xelic	SPIFF Program
Events