Batch Mode Simulation/Regression (VSimSA)

Category : Simulation/Verification

VSimSA is a standalone VHDL/Verilog simulation environment designed for batch processing. It consists of several separate programs and DLL libraries which make four basic modules:

•VHDL compiler
•Verilog compiler
•Library management system
•VHDL/Verilog simulation engine with command interpreter

VSimSA works in command line mode independent of the Active-HDL or Riviera-PRO graphical user interface (GUI). The VSimSA simulator includes an interpreter of commands that are used to control the simulation and the entire VSimSA environment. The commands can be entered directly in interactive mode from the VSimSA simulator prompt or be placed in a macro file. The syntax of VSimSA commands is similar to that of the Aldec macro command language.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.