Play Webinar

Title: Enhancing the Simulation Testbench for VHDL-based FPGA Designs (Part 1) Basic Testbench for a Simple DUT

Description: Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part webinar series we will present a step-by-step approach on how to architect a testbench - progressing from basic to advanced techniques. We will first use a simple DUT then go to a more complex DUT with simultaneous activities on multiple interfaces. In part 1 of this webinar series, we will show you how to verify a relatively simple DUT with low- to mid-quality requirements using a basic testbench without using any verification framework. We will also discuss the elements of a basic testbench infrastructure, show you examples of how to create self-checking testbenches with verbosity and alert control, and introduce the use of basic Bus Functional Models (BFMs) to speed up verification and debugging. Having shown you these basic testbench techniques, we will then introduce an open-source industry verification framework for VHDL designs called UVVM that you can use to verify a simple DUT.

Signing up for an account is easy. With an Aldec account you'll have easy, one-click access to event registration, support, product downloads, evaluation licenses, recorded webinars, white papers, application notes and other resources. Simply provide your corporate e-mail address below - all account requests are verified and confirmed within 48 hours.

If you already have an Aldec account, please Sign In below to download the file.