Single or Mixed LanguageCategory : Simulation/VerificationMost ALDEC simulator configurations support mixed (VHDL and Verilog) designs, but single language (VHDL-only or Verilog-only) configurations are also available. The complexity of modern designs frequently requires the use of sources written in multiple languages, so choosing mixed language configuration of your simulator is highly recommended. In addition to plain VHDL and Verilog, mixed language configurations can also support SystemVerilog (Design subset, Assertions, or full language), SystemC and EDIF.
