Resources

This document provides essential information on configuring and launching Aldec AMI and instructions of using Aldec HES-DVM Proto CE and Board Compiler.

HES-DVM Proto CE is the cloud edition of Aldec's emulation and prototyping platform HES-DVM. The cloud edition is a response to the increasing demand of high-quality partitioning tools used to prepare the design prototype on multi-FPGA platforms. The cloud edition of HES-DVM is limited to prototyping flow and supports up to four (4) partitions that can be mapped to 4 high end Xilinx FPGAs (Virtex UltraScale, UltraScale+ or Virtex-7).

Multi-FPGA prototyping of ASIC & SoC designs enables the highest clock rates among emulation techniques. However, design setup for prototyping is much more complicated and challenging. In this White Paper we uncover the common challenges of partitioning design to multiple FPGAs and provide solutions that will improve your prototype quality and shorten time spent on design setup.

Presently, emulation and FPGA-based prototyping are essential verification and validation techniques for a SoC, ASIC designs and become irreplaceable in pre-silicon verification of Deep Learning Accelerator designs. Challenges of the multi-FPGA design setup like partitioning, multiplexing limited I/O interconnections and mapping multiple clock domains across multiple devices may cause significant delays in prototype bring-up and verification schedule. Design partitioning tool that can be used with either off-the-shelf or custom made FPGA boards will automate the most tedious tasks and so significantly reduce the risk. Aldec provides HES-DVM Proto toolbox with automatic design partitioning for multiple FPGAs including Xilinx Virtex UltraScale XCVU440. In this webinar we will demonstrate how to compile and partition an open source design of Deep Learning Accelerator into 6 FPGAs in 6 steps which are fully automated. Play webinar