Components of XilinxCoreLib Library Are Missing after Migration to Xilinx Vivado


I have migrated from Xilinx ISE™ to Xilinx Vivado™, and now I am not able to find certain components like fifo_generator, blk_mem_gen which were a part of the XilinxCoreLib library.


Xilinx Vivado no longer contains the XilinxCoreLib library. All the EDK and XilinxCoreLib components are now generated on the fly when the simulation is launched from the Vivado environment. Because of this, you have to set Active-HDL or Riviera-PRO as the default simulator in the Vivado software and use it as your primary IDE. For more information, refer to the following topics:

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.