Ambiguous Subprogram


I received the following error during compilation. The compiler complains a VHDL operation is ambiguous. What is worng?

Error: COMP96_0334: <file name>.vhd , Subprogram "<variable name>" is ambiguous> 


It seems that you have overloaded functions defined by both the STD_LOGIC_VECTOR and STD_ULOGIC_VECTOR type. You will have to remove the additional, unnecessary subprogram. Note that instead of deleting/commenting out the code block with the offending subprogram, you can use the -vhdl_comp_off -2008 and -vhdl_comp_on pragmas. The pragmas will disable the compilation of the subprogram only in the -2008 mode preserving backwards compatibility with earlier versions of the standard. For more information on the -vhdl_comp_off pragma

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.